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Abstract— The design of various current followers for the 
implementation of OTAs with high slew rate and current 
efficiency is addressed. Two basic current follower topologies are 
compared, and modifications of both followers to improve these 
parameters are presented. As an application example, an 
enhanced recycling folded cascode OTA is proposed. 
Measurement results of the OTA fabricated in a 0.5 μm CMOS 
process show a 260% and 180% improvement in SR and GBW, 
respectively, for the same power consumption.  
Keywords— Current followers, Amplifiers, Analog integrated 
circuits, CMOS integrated circuits, Class AB circuits. 
I. INTRODUCTION
Mobile, portable and wearable electronic systems are 
becoming ubiquituous in all the scenarios of our daily life 
(4G/5G cellular radios, WLANs, WBANs, IoT devices, etc.). 
This unprecedent growth has led to a vivid interest in power 
efficient wireless electronic devices, due to the limited power 
available from small batteries (or in some scenarios from 
scavenged energy). Besides this demand for power efficiency, 
modern CMOS processes have witnessed an ongoing 
downscaling of the supply voltage and reduction of the intrinsic 
gain gmro of the transistors. Although this trend affects all the 
analog and digital system blocks, it is particularly significant 
for the design of amplifiers, which are a key element in the 
power budget of many systems nowadays [1]. 
In this scenario, cascode topologies are often required to 
achieve enough gain without requiring a large number of gain 
stages (which compromises stability and power consumption). 
The telescopic cascode amplifier [2] can improve gain versus 
the simple differential pair amplifier and at the same time it 
preserves a high current efficiency (CE) [3]. This factor is 
CE=Iout/Isupply, the ratio between the output current and the 
supply current. An optimal CE requires a direct path to convey 
the supply current to the output, without replicating internally 
the signal currents. This is done by both the simple differential 
pair and telescopic cascode amplifier. Unfortunately, this direct 
signal path requires a single branch from the supply rails to the 
output terminal, so that the input transistors reduce the signal 
swing available at the output. This fact has precluded the use of 
the telescopic cascode amplifier with the reduced supply 
voltages of modern CMOS technologies. 
In order to overcome this problem, it is required to remove 
the input transistors from the output branch. To do so 
preserving at the same time the single-stage configuration of 
the amplifier, a current follower (CF) is needed which conveys 
the signal current generated at the differential pair to the output 
branch. This is shown in Fig. 1. The CF features a low 
impedance input (ideally a signal ground) to sense the input 
current without introducing low-frequency poles or zeros. 
Two common implementations of the CF, namely, current 
mirror and common-gate amplifier, are shown in Figs. 2(b) and 
2(c), respectively. When they are applied to the topology of Fig. 
1, the well-known current mirror (CM) OTA and folded 
cascode (FC) OTA result. They basically preserve the gain and 
bandwidth of the telescopic cascode OTA and at the same time 
significantly increase the output range. 
This paper focuses on the optimal design of current follower 
topologies required to achieve current-efficient amplifiers. As 
an application example, a novel class AB reclycling folded 
cascode (RFC) OTA is presented. The paper is organized as 
follows. Section II analyzes the advantages and shorcomings of 
the two current followers of Fig. 2. Modifications to these 
current followers to increase current efficiency and slew rate 
(SR) are discussed in Section III, and a RFC OTA using an 
efficient current follower is presented in Section IV. Simulation 
and measurement results of a test chip prototype containing the 
RFC OTA are presented in Section V. Finally, conclusions are 
drawn in Section VI.  
II. CURRENT MIRRORING VS CURRENT FOLDING
The use of current mirrors as current followers, illustrated by 
the wide-swing topology of Fig. 2(b), is a typical choice for 
OTAs, linear transconductors, CFOAs, current conveyors and 
several current-mode circuits. The main advantages are 
simplicity and the possibility to scale the output current by the 
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product GBW of the amplifier by the same scale factor K. 
However, this choice also has some shortcomings: a) The 
current mirror introduces a pole ωp ≈ -gm1B/(Cgs1A+Cgs1B) and a 
zero ωz ≈ - (1+K)ωp. This may become a serious shorcoming 
for wideband amplifiers, specially if large K ratios are required 
since they increase capacitance Cgs1B. This fact limits the 
maximum K value employed in practice. Moreover, a larger K 
also increases static power consumption as the scaling factor 
applies both to the signal current and the quiescent current.       
b) The current mirror replicates the signal current, leading to a 
CE<0.5 for K=1 since at least half of the signal current is 
wasted without reaching the output. Larger K values improve 
CE as the portion of total signal current not reaching the output 
decreases, but the maximum K value is limited as mentioned 
above. c) Accuracy of the current mirror relies on perfect 
matching between the current mirror transistors, which is not 
possible in practice due to geometric and parameteric 
variations. This degrades performance metrics such as linearity 
in open loop applications (e.g. transconductors). For instance, 
if a mismatch ΔVTH in the threshold voltage exists in the current 
mirror transistors M1A and M1B, it is well known that the third 
order harmonic distortion component introduced by the current 
mirror is approximately [4]: 
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with gm and VGS the transconductance and gate-source voltage 
of M1A and M1B, and iin the AC input current. 
In comparison, the current follower of Fig. 2(c) does not have 
any matching requirement between devices. The output current 
is exactly the inverted input current as long as the bias current 
sources in Fig. 2(c) remain signal-independent. The 
approximate expression for the third-order harmonic distortion 
becomes: 
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where r0 is the output resistance of the bias current source IB. 
Comparing (1) and (2), the current follower of Fig. 2(c) leads 
to less HD3 as long as ΔVTH>(VGS-VTH)/(gmr0). This condition 
can be easily met in practice due to the low VGS-VTH values used 
in modern low-voltage CMOS design. Concerning the second-
order harmonic distortion term HD2, it is potentially lower 
when the current follower of Fig. 2(c) is used as in this case no 
matching condition is required between devices. 
Another advantage of the current follower of Fig. 2(c) is that 
the pole introduced is ωp ≈ -gm1/Cgs1, which is at higher 
frequency than that of Fig. 2(b) for the same transistor 
dimensions and bias current, due to the lower intrinsic 
capacitance at the input. Moreover, in this case there is not need 
to replicate the signal current in order to convey it to the output, 
which potentially improves CE. 
The main shortcoming of the current follower of Fig. 2(c) 
versus Fig. 2(b) is that current scaling cannot be carried out, so 
the current follower does not contribute to increasing the 
transconductance (and hence the GBW) of the amplifier. 
A common disadvantage of both current followers in Fig. 2 
is that the maximum signal current is limited by the bias current 
IB. For the NMOS circuit in Fig. 2(b) the maximum current 
leaving the current mirror is IB (a PMOS current mirror would 
lead to the same limitation for the current entering the mirror). 
In the current follower of Fig. 2(c), the maximum signal current 
entering the circuit is IB. This fact leads to a tradeoff between 
SR and static power consumption, since the only way to 
improve SR is by increasing the bias current. In the next 
section, modifications to the current followers are discussed to 
improve SR and CE without increasing quiescent power 
consumption. 
III. POWER-EFFICIENT CURRENT FOLLOWERS 
In order to improve CE and SR in the current mirrors without 
the shortcomings of using a current mirror ratio K>1, the basic 
approach is employing a current mirror with K=1 (hence not 
scaling quiescent currents), but able to boost the output current 
for large input currents. A first implementation of this idea is 
shown in Fig. 3(b) [5]. In this case, the cascode bias voltage 
VCN2 at the output branch is chosen, as usually, to enforce that 
for the largest current expected transistor M1B will remain in 
saturation. However, the cascode bias voltage VCN1 at the input 
branch is chosen so that in absence of input signal transistor 
M1A is in the limit between triode and saturation regions. Using 
the simple MOS square law model and neglecting channel-
length modulation and body effect, this value is VCN1 = 
VTH+VDS,sat1A+ VDS,sat1CA with VDS,satX the minimum VDS value in 
transistor MX to operate in saturation. The quiescent behavior 
and small-signal performance are the same as with a 
conventional cascode current mirror. However, dynamic 
performance is improved as for large input currents, transistor 
 
 
 
Fig. 1. Single-stage topology using current followers. 
 
 
Fig. 2. Current follower implementation (a) basic diagram (b) with 
current mirror (c) with common-gate transistor. 
 
M1A enters triode region, yielding a large voltage increase at the 
gate of M1B that boosts the output current. 
An alternative approach is shown in Fig. 3(c). In this case the 
current mirrors are rearranged by connecting the gates of 
transistors M1A and feeding the common-mode of the drain 
voltages of transistors MC1A to the resulting common gate node 
by two matched resistors R. This technique, known as Local 
Common Mode Feedback (LCMFB) [6], allows further 
increase of the dynamic currents without scaling static currents. 
In absence of input signal, there is not voltage drop in the 
resistors, so the circuit acts as conventional current mirrors. 
However, when Iin+ > Iin-, a voltage drop ΔV=R·(Iin+ - Iin-)/2 
appears through each resistor. This voltage drop leads to a large 
output current Iout+. Analogously, for Iin+ < Iin-, voltage drop ΔV 
is negative, leading to a large output current Iout-. Hence SR is 
improved without increasing quiescent currents. Moreover, 
LCMFB also increases small-signal performance thanks to the 
small-signal current gain provided by the LCMFB resistors and 
the AC small-signal ground at the common-gate of M1A. 
However, resistors R increase the resistance at the input of the 
CF, decreasing phase margin. Hence a tradeoff between 
improvement of SR and stability exists in the choice of R. 
Finally, an approach to improve dynamic performance in the 
CF of Fig. 2(c) is shown in Fig. 3(d). It is based on using an 
adaptive bias current source implemented using Quasi-Floating 
Gate (QFG) techniques [7], [8]. The gates of transistors MB are 
connected to a scaled replica of the input voltages through 
capacitors CBAT. High resistance devices are obtained by using 
the leakage resistance of minimum-size transistors MR in cutoff 
region. In quiescent operation, CBAT is an open circuit so no 
current flows across MR. Hence the circuit acts as in Fig. 2(c) 
without input signal. The large resistive value of MR avoids fast 
discharge of capacitors CBAT, behaving as floating DC level 
shifters. Hence, when a large differential input voltage 
Vid=Vin+-Vin- is applied, there is a decrease in the gate voltage 
of the left-hand side MB and an increase in that of the right-hand 
side MB. This way the output current increases, yielding a large 
SR. 
IV. DESIGN EXAMPLE 
As an application example of the improved current followers 
just described, the circuit of Fig. 3(c) is applied to the design of 
an enhanced RFC OTA. Fig. 4(a) shows a conventional RFC 
OTA [1]. It is obtained by replacing the current sources at the 
folding stage of a FC OTA by active current mirrors, and 
reconnecting the differential pair transistors. This arrangement 
increases the transconductance, GBW and SR of the FC OTA 
for the same current consumption. Note also that the RFC OTA 
can be regarded as a three-current mirror OTA where an extra 
differential pair M1A and M2A is cross-connected to the folding 
nodes at the output branch. Fig. 4(b) shows the enhanced RFC 
OTA using LCMFB in the current mirrors that are employed as 
current followers, which further improves SR, GBW and CE. 
V. SIMULATION AND MEASUREMENT RESULTS 
A test chip prototype containing the OTA of Fig. 4(b), as 
well as the RFC OTA of Fig. 4(a) and a FC OTA for 
comparison, was fabricated in a 0.5μm 2-poly n-well CMOS 
process. A microphotograph of the circuit of Fig. 4(b) is shown 
in Fig. 5. Table I shows the transistor sizes employed. Supply 
voltages were ±1 V, and the bias current was 2IB= 20 μA. 
Cascode bias voltages VCP and VCN were set to -0.2 V and 0 V, 
respectively. Two versions of the OTA of Fig. 4(b) were 
fabricated, one with R=10 kΩ and another one with R=20 kΩ. 
The measured transient response of FC OTA and the OTAs 
of Fig. 4 connected as voltage followers is shown in Fig. 6. An 
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Fig. 3.  Power efficient implementation of the current followers            
(a) Differential current follower  (b) Implementation using transistors in 
the limit between saturation and ohmic region   (c) Implementation 
using LCMFB.   (d) Implementation using adaptive biasing. 
 
external load of CL = 47 pF was employed, which considering 
also the capacitance of the measurement setup leads to an 
overall estimated load capacitance of 70 pF. A 100 kHz 0.8 V 
periodic square wave with a -0.6 V DC component is employed 
as input signal. Note the improved SR achieved thanks to the 
enhanced CF of Fig. 3(c). The lack of compliance with the input 
at the lowest voltage is due to the voltage headroom required 
for the VDS of M4A and M6. 
Table II summarizes the main simulation and measurement 
results of the OTAs. Open-loop parameters correspond to 
simulations due to the large DC gain of the OTAs. Note the 
improved small-signal and large-signal performance for the 
same power consumption. The main drawbacks of the proposed 
OTA are a sligth degradation in phase margin and a small area 
increase due to the passive resistors R. 
 
TABLE I - TRANSISTOR ASPECT RATIOS 
 
Transistor W/L (μm/μm) 
M1A-M2A 190/0.6 
M1B-M2B 190/0.6 
M3A-M4A 180/0.6 
M3B-M4B 60/0.6 
M3C-M4C 60/0.6 
M5-M6 120/0.6 
M7-M8 200/0.6 
M9-M10 200/0.6 
 
 
TABLE II – SUMMARY OF MEASUREMENT RESULTS 
 
Parameter FC OTA Fig. 4(a) 
Fig. 4(b), 
R=20kΩ 
CMOS process 0.5 μm 0.5 μm 0.5 μm 
Supply voltage ±1 V ±1 V ±1 V 
Capacitive load 70 pF 70 pF 70 pF 
SR+ 0.42 V/μs 0.80 V/μs 2.1 V/μs 
SR- -0.42 V/μs -0.86 V/μs -3.6 V/μs 
THD @100kHz, 
0.5Vpp 
-35 dB -42 dB -47.7 dB 
DC gain (*) 60.3 dB 68.8 dB 73.5 dB 
PM (*) 88.6º 85.4º 75.9º 
GBW (*) 692 kHz 1.36 MHz 2.43 MHz 
CMRR @DC (*) 107 dB 116 dB 121 dB 
PSRR+ @DC (*) 60 dB 69 dB 73 dB 
PSRR-@DC (*) 93 dB 105 dB 110 dB 
Eq. input noise 
@1MHz (*) 22 nV/√Hz 19 nV/√Hz 15 nV/√Hz 
Power 80 μW 80 μW 80 μW 
Area 0.022 mm2 0.026 mm2 0.028 mm2 
 
(*) Simulation 
VI. CONCLUSION 
The suitability of different current followers for the design 
of power-efficient OTAs is discussed. Modifications of 
conventional topologies to improve SR and CE have been 
presented. As a design example, an enhanced RFC OTA is 
proposed and the advantages versus the conventional RFC 
OTA are confirmed by simulations and measurement results of 
a test chip prototype.  
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Fig. 4.  (a) RFC OTA   (b) Enhanced RFC OTA. 
  
 
 
 
Fig. 5.  Test chip microphotograph. 
 
 
Fig. 6.  Measured transient response of the FC OTA (fc-a), RFC OTA of 
Fig. 4(a) (rfc-a), RFC OTA of Fig. 4(b) with R=10 kΩ (rfc-ab0) and RFC 
OTA of Fig. 4(b) with R=20 kΩ (rfc-ab20). 
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